In this paper, practical evaluation of power control technique to combat multipath fading in wireless mobile communications is performed using computer simulation. We consider two types of power control algorithm in Code Division Multiple Access (CDMA) system in this paper, namely fixed-step and variable step algorithms. Practical aspects of power control investigated in this paper are focused on the effect of power update step size, fading rates, and feedback transmission error on the power control performance. The results show that the fixed-step power control algorithm exhibits only a slightly lower performance than that of the variable step algorithm, and therefore is more desirable in practice to minimize the signaling bandwidth. The effect of fading rates on power control performance also shows that variable step algorithm outperforms the fixed step algorithm during high fading rates but gives a comparable performance when fading rates are low. Finally when feedback information is subject to transmission errors, the performance of variable-step algorithm degrades more significantly because it is more sensitive to command error than that of fixed-step algorithm.
The rest of the paper is organized as follows. Section II presents the wireless channel as well as the CDMA signal and mathematical models. Section III describes power control algorithm, Section IV provides computer simulation and numerical results. Finally, Section V concludes the paper.
Wireless Channel and CDMA Signal Models

A. Wireless Channel Model
In a mobile communication system, a signal transmitted through a wireless channel will undergo a complicated propagation process that involves diffraction, multiple reflections, and scattering mechanisms. In most cases, a line-of-sight path (LOS) between the mobile and the basestation is hardly in existence due to a very dense propagation environment between the mobile and the basestation. Figure 1 shows the near-far distance problem and also describes the signal fluctuation due to multipath fading. To overcome the near-far problem, an open-loop power control can be used [5] . The open-loop power control is designed to ensure that the received powers from all users are equal in average at the basestation. In the open-loop algorithm, the mobile user can compute the required transmit power by using an estimate from the downlink signal (no feedback information is needed). This is because the large-scale propagation loss is reciprocal between uplink and downlink channels [6] . In contrast to the large-scale propagation loss, the small-scale propagation loss is uncorrelated between uplink and downlink. A mathematical model to describe the received multipath signal can be determined as follows. Let the transmitted signal be x(t) which can be expressed as (b) Mu ltipath fading Figure 5 . gnal model wit stem the spread nce) per symb We will conside MA transmissi system, the n e kth user's sp to realise that
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Practical Evaluation of Power Control Performance for Multipath chips per symbol M is called the processing gain or spreading factor of a DS-CDMA system. It reflects the ratio of the signal bandwidth after spreading to that of the unspread data symbol. A PN spreading sequence can be used to approximate the random spreading sequence and can be easily generated using a feedback shift register, and thus has widespread applications. Although a rectangular chip waveform can be easily generated, it has a considerable frequency spectral component beyond the spectral null at 1/T c , where T c is the chip period. Therefore, a smooth chip waveform such as a sync chip waveform is usually used for the sake of spectral efficiency. Since the uplink is considered in this study, a random spreading sequence is assumed and will be used for simulations. The correlation property of a random spreading sequence can be expressed as follows
Here, τ is the chip asynchronism in a multiple of chip period, c j * is the complex conjugate of c j , and M is the number of chips (spreading sequence) per symbol or the spreading factor. In (3.1), m is the chip index in every symbol period. The second moment of the crosscorrelation function of a random sequence with rectangular chip waveform can be expressed as [87] .
For the real systems using PN spreading sequence, the synchronous correlation property of a PN spreading sequence can be expressed as
We can see that the crosscorrelation of PN spreading sequence differs only by -1 from that of the pure random sequence. In the simulations, we normalise the amplitude of the quadrature spreading sequence, so that the magnitude of its complex form is unity and can be expressed as
The superscripts (I) and (Q) in Figure 5 represent, respectively, the in-phase and the quadrature components of the QPSK modulation. In a QPSK modulation scheme, the transmitted symbols sequence b k (n) from the k th user can be expressed as
Here A k (n) is the scale factor of symbol amplitude, θ kn ∈{± π/4, ± 3π/4} is the modulation phase, and B is the number of the transmitted symbols. If A k (n) = 1 (the transmission power is normalised to unity), the spread sequence of the transmitted symbol expressed in a chip index m can be written as 
where
The spread sequence is modulated by a carrier and then filtered before transmission through the channel. For SIR estimation purposes, we assume perfect carrier modulation/demodulation and filtering, so that we can simplify the model by only considering the signal at the baseband level. In a fading channel situation, the received baseband signal from all K users at demodulator can be expressed as
Here β k (t) is the fading channel coefficient and n(t) is the additive white Gaussian noise (AWGN) with unit power spectral density (σ k is the standard deviation of the AWGN, experienced by the kth user.
After carrier demodulation and filtering in a QPSK CDMA scheme, the received baseband signal is despread by the conjugate of the kth user's spreading sequence c k * and then integrated over one symbol period (over M chips) to obtain the decision variable, y k (n). For a slow fading channel (β k (t) is constant over one symbol period), the SIR of the kth user computed during one symbol period can be expressed as follows
The factor 1/M (crosscorrelation between spreading sequences) in the denominator of (10) is the result of despreading user j by the kth user's spreading sequence. The first term of the denominator represents the multi access interference from the other K-1 users due to non-zero crosscorrelations between users' spreading sequences, and the second term represents the thermal noise. In the following sections, we will use the SIR as the control parameter of the CDMA power control algorithm.
CDMA Power Control Algorithms
For power control based on SIR, the mechanism of uplink power control algorithm is shown in Figure 6 . The power control algorithm proceeds as follows. First, the SIR for each user, γ est is estimated at the basestation for the ith time slot. Then the estimated SIR γ est (i) is compared with the target SIR γ t to produce the error signal e(i). The error signal e(i) is then quantised using a binary representation, so it can be transmitted via the downlink channel to the mobile station. The quantised form of error signal is called the power control command (PCC) bits, which can be implemented using a pulse code modulation (PCM) realisation of mode q, where q is the number of PCC bits required in each power control interval.
The PCC bits are transmitted to a mobile station via the downlink channel. However, the PCC bits are subject to high bit error rates because they are not coded or interleaved in order to minimise signalling bandwidth on the downlink channel and to avoid the corresponding delays due to the interleaving [13] - [14] . The feedback loop delay, however, is unavoidable for at least one measurement interval. Therefore, transmission of the PCC bits on the downlink channel suffers from two major impairments: PCC bit errors and feedback delay. The PCC bits error is represented as a multiplicative disturbance on the PCC bits, while feedback delay is represented by a delay operator of DT p , which represents a multiple integer D of power control interval T p . After the PCC bits are received by a mobile station, the mobile station computes (11) where index is the difference between the estimated SIR (γ est ) and the desired SIR (γ t ). The difference between the estimated and the desired SIR is quantified to yield e(i-D) q , which is sent to the mobile to adjust the mobile's transmit power by Δp. e(i-D) q dB. The loop delay DT p accounts for the delays due to SIR estimation process and transmission time of the PCC bit on the forward link expressed as a multiple, D, of the time slot unit, T p . In the absence of PCC bit errors, the transmit power at the next interval is
where e(i-D) q is expressed in (1). For the fixed step algorithm (q=1) the PCC bit can be expressed as
where e(i-D) is the power control error at the (i-D)th power control interval designating DT p loop delay from the ith control interval. In this work, the power control performance is evaluated when the PCC bits received by a mobile are subjerct to transmission error due to the impairment of the downlink (feedback) channel. If the PCC bits are received in error, a mobile will experience incorrect power adjustments. If the downlink channel error has a BER of P pcc , the probability that the mobile transmit power will be reduced is
and the probability that the mobile transmit power will be increased is
, γ est is the estimated SIR to which the power control algorithm is based on, and γ t is the target SIR level.
Computer Simulation and Numerical Results
A. Simulation Procedure
In the simulation, a single-cell CDMA system with the number of users K = 10 is considered. To reflect a practical situation, all users are considered in motion with different vehicle's speeds and thus have different maximum Doppler spreads. We model this situation by varying the users' vehicle speeds from 10 to 100 km/h at 10 km/h interval (i.e., the speed of the k th user is v k = 10 k km/h for k = 1, 2 , …, 10. Carrier frequency f c = 1.8 GHz is used, so that the corresponding maximum Doppler spreads, f D for the users are approximately ranging from 17 to 170 Hz at 17 Hz interval. The DS-CDMA processing gain is M = 64 and the modulation scheme is QPSK with a data rate R b = 120 kbps (symbol rate R s = 60 ksps in QPSK scheme). The power-update rate of 1.5 kHz is considered, which corresponds to the power control interval T p = 0.667 ms [16] .
SIR estimation/measurement is performed in every time slot that corresponds to one power control interval T p = 0.667 ms. All data symbols in the time slot are utilised by SIR estimator to estimate the SIR. The chip rate R c = 3.84 Mcps as given in the 3G specification for uplink data channel [14] is assumed in the simulation, resulting in each time slot to contain 2560 chips. Therefore, 40 binary symbols per time slot are available for SIR estimation. Feedback delay is assumed to be one measurement interval (D=1) in that the mobile user can adjust its transmit power as soon as the measurement of each time slot (equal to T p ) is completed. The simulation parameters is summarized in Table 1 . A Gaussian distribution of the feedback channel error is assumed. To model the downlink transmission error, a Gaussian distributed random number consisting of {+1, -1} is generated according to the BER of PCC bits required for simulation. Then they are multiplied with the actual PCC bits generated by the power control algorithm. Performance evaluation is performed for both fixed-step and variable-step algorithms when the transmission of the PCC bits is subject to error with BER = 0.001, 0.01, and 0.1. The simulation is conducted for f D T p = 0.01, and the performance is evaluated in terms of bit error rate (BER) as a function of bit energy-to-interference power density ratio (E b /I 0 )..
B. Numerical Results
In this section, the BER performance of a fixed-step and a variable-step algorithm are compared. The variable-step algorithm is implemented using a PCM realisation described in Practical Evaluation of Power Control Performance for Multipath [15] with modes q = 2, 3, and 4. In the variable-step algorithm with mode q = 4, the quantised error signal can be derived from (11) as follows (16) where the index is defined as e(i-D)/Δp. It is clear from (16) that the required number of bits for PCC is 4 for each power control interval. The mapping of PCC bits is shown in Table II . The first bit of the PCC bits sequence represents the sign of the command, i.e. 0 represents the positive sign and 1 represents the negative sign. The remaining bits represent the value of step size in a multiple of Δp for the mobile to increase or decrease its transmit power. The first four rows in Table 4 .3 reflect the instructions to decrease the mobile transmit power, the fifth line indicates the instruction for the mobile to keep the same transmit power as in the previous interval, and the last four lines are instructions to increase the transmit power. The mobile will change its transmit power with variable step sizes of Δp.e(i-D) q=4 as expressed in (4) . For PCM realization with modes q = 2 and q = 3, the mapping technique is the same with that shown in (3) and Table 1 , with the index quantity of error signal e(i-D) /Δp are mapped to integer numbers of between -2 and 2 for q =2 and between -3 and 3 for q = 3. Therefore, the number of PCC bits required for PCM realization of modes q = 2 and q = 3 are 2 and 3 bits, respectively.
To see the effect of fading rates, we introduce the parameter f D T p , which is defined as the ratio of the fading rate to the power-updating rate. Since the power-updating rate is standardised at 1.5 kHz, the parameter f D T p will only depend on the fading rate f D , which is directly proportional to the vehicle's speed. For 1.8 GHz carrier frequency, the vehicles' speed of 10, 30, and 60 km/h correspond, respectively, to the maximum Doppler spread of 16.7, 50, and 100 Hz. With a power control interval of T p = 0.667 ms (standardized power-updating rate is 1.5 kHz for 3G system) and for a mobile travelling at 10 km/h, the parameter f D T p equals 0.01, which means that the mobile transmit power is updated 100 times faster than the fading rate. For mobile speeds of 30 and 60 km/h, the parameter f D T p are 0.033 and 0.067, which correspond to the transmit power updating rates of 30 and 15 times faster than the fading rates, respectively. In the fixed step power control algorithm (q = 1), only the sign of the error signal e(i-D) is needed by the mobile to either increase or decrease its power by a fixed step size. In the fixed step size algorithm the algorithm is now simplified as follows. If the estimated SIR, γ est (i) is less than the target SIR, γ t , the PCC bit -1 is sent to the mobile to increase its transmit power by Δp dB. While if γ est is higher than γ t , the PCC bit +1 is sent to the mobile to decrease its transmit power by Δp dB. Note that with one PCC bit, the power control algorithm will still increase or decrease the mobile transmit power by Δp even when the target SIR has been achieved. To see the effect of different modes of variable-step algorithm, the BER performance is evaluated for the same channel condition with the parameter f D T p = 0.01. The BER performance is shown in Figure 7 . The top curve is the BER for fading channel without power control, while the bottom curve is the BER for AWGN channel (perfectly power-controlled) We can see in Figure 7 that variable-step power control algorithm outperforms the fixedstep algorithm. This is because with variable-step algorithm, power control can track the fading slope more quickly by using a higher step size and can reduce the oscillation when the target SIR has been achieved by using a smaller step size. Note that the performance improvement by using a higher mode (higher number of PCC bits) is obtained at the expense of a higher signaling bandwidth on the downlink channel. This is not desirable because the downlink channel capacity in third generation systems is crucial for internet downlink traffic, and thus needs to be preserved. Moreover, as we can see from Figure 7 , the performance improvement at a voice quality BER of 10 -3 is not significant when the quantisation mode is increased from q = 1 (fixed step size with 1 PCC bit) to q = 4 (variable step size with 4 PCC bits). Yet the required signaling bandwidth for power control updates is four times higher. This result can answer the question why most practical power control schemes rely on a fixed-step algorithm, because the gains offered by the variable-step algorithm over the fixed-step algorithm may not be justified.
To evaluate the effect of fading rates on the power control performance, we perform simulations using a fixed step algorithm and variable step algorithm with mode q = 4. The simulation results are presented in Figure 8 Figure 8 (b). For the same value of f D T p , the variable step algorithm has a better performance than the fixed step size algorithm as has previously explained.
The limited performance of fixed-step algorithm to combat higher fading rates is due to the fact that the algorithm is too late to follow the channel variations. In a higher fading rate, the fading factor changes dramatically, while the fixed-step power control can follow the channel variation step by step. We then evaluate the performance degradation of fixed-step and variable-step algorithms when the transmission of the command bits is subject to error with BER = 0.001, 0.01, and 0.1. A Gaussian distribution of the feedback channel BER is assumed. The simulation results are shown in Figure 9 .
(a) fixed-step algorithm (q=1) (b) variable-step algorithm (q=4). Figure 9 . Effect of command bit errors on power control performance (f D T p = 0.01) From Figure 9 , we can see that the variable-step algorithm is more sensitive to the feedback error than the fixed-step algorithm, as its performance degrades more significantly when the BER on feedback channel increases. This is because if the command bits are in error, the variable-step algorithm will result in larger power command errors than the fixed-step algorithm. In the fixed-step algorithm if the command bit is wrong, the resulting power control command error is limited by the fixed step size, which is usually preset at 1 or 2 dB. Therefore, the fixed step size algorithm is more robust than the variable step size when the feedback channel is subject to high bit error rates.
Conclusion
We have evaluated, by computer simulation, the effect of step size. Evaluation is conducted by using a fixed step size algorithm with 1 PCC bit and also by using a variable step size of 2, 3, and 4 PCC bits. The results show that the fixed step algorithm exhibits only slightly lower performance compared to that of variable step size algorithms. Therefore, fixed-step power control algorithm is more desirable than the variable-step algorithm in order to minimise the signalling bandwidth. We have also shown that, in order for the power control to be effective, the power-updating rates must be much higher than the fading rates. We can see that the fixed step power control algorithm is less effective at higher fading rates with f D T p greater than 0.033. However it works effectively at slow fading channel, as it is shown by the BER performance at f D T p = 0.01. Similar behaviour is obtained with variable-step algorithm, i.e the performance improves with decreasing values of the parameter f D T p . However for a slow fading rate, both algorithms exhibit a comparable performance.
We have also shown that the variable step algorithm is more sensitive to feedback-channel error than the fixed-step algorithm. Fixed-step algorithm is preferable for implementation in the real systems. The variable step algorithm can be advantageous when imperfections of the real system can all be overcome, and the bandwidth of feedback channel is not a constraint. Therefore this experimental approach of CDMA power control can be used to design and optimized the system parameters. This approach is also important to evaluate the performance of CDMA power control in a practical or real implementation.
